


Out of Order Execution

- Idea \Rightarrow independent first,
dependent last \Rightarrow Reserve areas for
dep. mtr
- Monitor the source "values" \Rightarrow Reservation stations
 - In the resting area
 - When all source "values" are available
 \Rightarrow "fire" the instruction.
 - Instr. dispatched in **dataflow order**


In order dispatch + precise exceptions
vs Out of Order dispatch + precise exception.

Enabling OOO Execution




Tomasulo's Algorithm

Two Humps in a Modern Pipeline



Lecture 17: Out of Order Dataflow + Superscalar Execution

- * Most modern OoO Execution w/ Precise executors
- \hookrightarrow ① Reorder buffer to support in-order physical retirement
 - ② A single register file to store all register values
 - ③ 2 register maps
 - Future / Front reg. map \rightarrow used for renaming
 - Architectural reg. map \rightarrow used for maintaining precise state.
- \Rightarrow OOO Ex = "Restricted Dataflow"
(limited to instruction window)
Pentium III Pentium IV



Memory Dependence Handling?

\Rightarrow Memaddr is not known until a load/store executes

Renaming? \rightarrow difficult

- Determining dep? \rightarrow after (partial) execution
- When a load/store has its address ready, there may be younger/older loads/stores with undetermined addresses in the machine

- (case 1) store ?
load ok \rightarrow question; Is this memory ok to fetch?
- (case 2) load ?
store ok \rightarrow really ok ??

\Rightarrow "memory disambiguation" or "unknown address problem"

- Solution:
- ① Stall
 - ② Aggressive; Just do it! Assume load is independent
 - ③ Intelligent; predict if the load is dependent on the any unknown address store

How to detect?

Option ① Wait until all previous stores committed.

Option ② keep a list of pending stores in a "Store buffer" & check whether "load address" matches a prev. "store address".

older → Addr data valid size sequence



"Store buffer" = list of "store"s that are pending in the machine

ldaddr 1000

option ②

How schedule? \Rightarrow Option ① Assume dependent
 ② .. independent
 ③ Predict
 more accurate
 still need recovery.

simple
 resolution
 simple
 & need recovery

* Data Forwarding Between Store & Load

\hookrightarrow Modern processors use LQ (load queue)

& SQ (Store queue)

age-based comparison !!

* Out-of-Order Completion of Memops

① Store $\xrightarrow{\text{execution finish}}$ ROB

② Load generate adder → Search ROB

access memory

receive the value from the youngest older intr that wrote to that adder (from ROB or mem)

\Rightarrow complicated

search logic \Rightarrow Content addressable memory.

* Store-Load Forwarding Complexity

option ① CAM

option ② RangeSearch

option ③ Age-basedSearch

also ④ Load data from [SQ Mem/cache]

Other Approaches to Concurrency

[MDC 15]

(on Instruction Level Parallelism)

- ① Super Scalar Execution ② VLIW ③ Fine-grain multi-threaded
- ④ SIMD Processing (Vector & array processors, GPUs)
- ⑤ Decoupled Access Execute
- ⑥ Systolic Arrays

* Superscalar Execution

Idea: fetch/Decode/Execute/Retire multiple instr per cyl.

• N-wide superscalar \rightarrow N instr per cycle.

◦ In-Order superscalar processor


- Copies of datapath.
- Dependency make it tricky.

\Rightarrow Adv: high IPC

Drawback: dependency, more hardware.

Lecture 18. Branch Prediction


* Control Dependence Handling



Branch types	Prediction at fetch time	# of possible next pc	When next fetch resolved
Conditional	unknown	2	E
Unconditional	Always taken	1	D
Call	"	1	D
Return	"	many	E
Indirect	"	many	E

* Branch Prediction

$\text{if } (x=1) \{ A \} \ 3 \ \text{else } \{ B \} \ 3 \ \dots \{ D \} \ 3$



$\text{if } (\text{pointer} != \text{NULL}) \{ A \}$
 $\text{else } \{ B \}$

more probable!

\rightarrow programmer needs to try to maximize probability.

Quesing Next PC+4

Idea: Get rid of control flow instr.

→ ① Predicate combining

② Predicated execution.

Branch Prediction

↳ fetch instr == Branch?


↳ Conditional Branch?

↳ Branch targetaddr?

→ store the target addr. (if taken)

from prev. instance & access it with the PC.

Called Branch Target Buffer, BTB



So, How can we predict the branch?

	Compile time (static)	Run-time (dynamic)	direction ..
• Compile time (static)			Always Not Taken
• Run-time (dynamic)			Always Taken
	Last time prediction (single-bit)		BT FN (Back Taken Forward Not taken)
	Two bit counter based precision	Distrobased	
	Two-level prediction	Program analysis base	
	Hybrid (Dynamic + Static)	Pragmas $\sim f(\text{likely})$	
	Advanced algorithms (perceptions)	if (unlikely)	

Intel Pentium Pro Branch Predictor

⇒ Two level global branch predictor

4-bit global history register

Multiple pattern history tables (of 264 counters)

Lecture 19: Branch Prediction

MOOC

+ VLIW & Fine-Grained Multithreading


Other control dependence handling

- Stall
- Branch Prediction
- Branch Delay Slot
- Fine-grained multithreading
- predicated execution
- multipath execution

VLIW very large instruction word

↳ superscalar; multiple instructions & check dependencies between them

Software packs independent instructions in a larger "instruction bundle"



(But complex compiler)

Q. what about variable latency operation?

• VLIW philosophy

✓ Impact.

⇒ ✓ RISC, Intel IA-64, ✓ Superblock

• Trade-off - Adv: No need for

dynamic scheduling hardware
(dependency checking
instr. align)


Disadv: Compiler more complex!!

[Fine-Grained Multithreading.]

Idea ① Fetch engine fetches from a diff. thread with hardware having multiple thread contexts

Idea ② Switch to another thread every cycle

s.t. no two instr from a thread are in the pipeline concurrently



• Sun Niagara ; The first multicore machine

Adds = No need for dep check.

branch prediction

Otherwise bubble cycles used for useful instr. from different threads

Drawback Extra hardware complexity

Reduced single thread performance

• Modern GPUs are fine grained multicore machines

Qb
Nvidia core =>



• Up to 32 warps are interleaved in an FGMF manner

Lecture 20: SIMD Processors

• Flynn's Taxonomy

SISD

SIMD

 | array process
 | vector process

MISD

 | systolic array
 | streaming

MIMD

 | multithread
 | multicore

• Data parallelism

ex dot product of two vectors

* Same operation on different pieces of data
(≠ Dataflow)

• SIMD processing

Time-space duality


 | Array processor ; same time using different spaces
 | Vector processor ; same space using consecutive time steps
GPU = mixture of Arr, Vec

multiple processing element

easy..

sequential executed w/

- ① Vector registers
- ② Vector length register (VLEN)
- ③ Vector stride register (VSTR)



Vector functional units are pipelined

- Each pipeline stage operates on diff data element
- Deeper pipeline => No intra-vector dep.
No control flow.
Known stride → easy address calc
→ prefetching
- Must be regular


*Vector Processor Limitations

↳ Data should be regular!

very inefficient if irregular


• Memory (Bandwidth) can be a bottleneck

• Vector registers



- Vector control register = VLEN, VSTR, VMASK
 $\text{VMASK}[i] = (V_i[i] == 0)$

• Vector Functional Units




6 stage multiply pipeline.



• **MEMORY BANKS** Loading/Storing Vectors from/ to memory
 Multiple (16)

\Rightarrow 1 element for 1 cycle!

\Rightarrow Need multiple mem. banks !!




\Rightarrow Sustain N parallel access if all N go to different banks



• Vectorizable Loop. (depends on the stride)

• Vector Chaining; Data forwarding -

from one vector functional unit to another



Better?

Vector chaining w/ 2 ports per bank

QI: What if # of data element

> # elements in a vector register?

AII: Break loops ?

\hookrightarrow Vector Stripmining

QII: If irregular data?

AII: Use Indirection to combine/pack elements into vector register

\hookrightarrow Scatter/Gather operations

QIII: If Conditional Operations in a loop


(Forbid operation for some element)

AII: Masked operation (VMASK)

\rightarrow "predicated execution"


Lect 21 SIMD & GPUs

- Stride & banking issues (should be relatively prime)
- Storage of a matrix.
 - Row major: store data row by row
 - Column major: store data column by column.
- Matrix multiply $A \times B$



Different strides can lead to "bank conflicts" (minimizing bank conflicts)

- ① more banks
- ② Better Data layout \rightarrow matrix $A \times B$ (transpose)
 B^T (i.e., column major)
- ③ Better mapping of address to bank.
E.g.) randomized mapping




- Modern SIMD = mixture of array processor & vector processor.

(e) Vector Instn Level Parallelism



for($i=0$; $i < N$; $i++$)

$$C[i] = A[i] + B[i];$$



- SIMD ISA Extensions (graphics)
- Intel Pentium MMX Operations.

↳ Image Overlaying (w/ bitmask)

(f) GPU Graphic Processing Units

- Programming is done using threads, NOT SIMD Instructions.
- Programming Model vs. Hardware Execution Model.

↳ Next page!

(g) How to calculate

```
for (i=0; i < N; i++)
  C[i] = A[i] + B[i].
```