


## Control Flow Instruction.



(MIPS)  
 beg      \$50, \$51, offset.  
 bne  
 blez  
 bgtz

→ Use conditional branch for looping.

MIPS ; { Call Procedure → jump & link (jal) MAC(?)  
 return from procedure → jump register (jr)  
 Argument values: \$a0 ~ \$a3  
 Return values: \$v0

WT main() {  
 simple();  
 a = b + c;  
}  
void simple() {  
 return;  
}

main: jal simple  
 add \$50, \$51, \$52  
 simple: jr \$ra.  
 (return address register r=\$ra)

Stack : memory area used to save local variables

LIFO



• Temporary register \$t0 ~ \$t9 = nonpreserved reg.

## Assembly Programming

- Sequential construct.
- Conditional construct
- Iterative construct.

• TRAP Instr. → OS service call.

## Debugging

### Conditional Statement / Loops in MIPS Assembly

If  
 bne \$s3, \$4, L1  
 add \$50, \$51, \$52  
 L1: sub \$50, \$50, \$52

while  
 while: beg OR, done  
 ~~~~~  
 j while  
 done: ~

If-else  
 bne ~, L1  
 add ~  
 j done  
 L1: sub ~  
 done:

for  
 for: beg \$0 to done  
 addi \$50, \$50, 1  
 j for

## Arrays in MIPS

Load upper immediate + OR immediate.  
 (lui)?      (ori)?  
 (sll)?

## Function calls

↳ Conventions : Caller passes argument

jumps to callee


Calllee performs procedure

return result to caller

return to the point of call & not overwrite

## Lecture 11 Micro architecture.

## Read : LC-3 VonNeumann Architecture




\* Microarchitecture = Implementation of ISA

- Von Neumann Arch. = stored program computer
    - ↳ 2 keys
      - ↳ stored program in linear mem. array
      - ↳ sequential instruction processing
        - Program counter (instruction pointer)
  - Dataflow Model (of a computer)
    - ↳ instruction is fetched and executed in dataflow order (not instruction pointer!)
    - ↳ inherently more parallel.

VN arch.

V.S.

## Dataflow



consists of  
dataflow node  
add, mult  
code; { conditional  
Relational  
Barrier  
synch

- $$\begin{aligned}V &\leq ab; \\W &= b^2; \\X &\leq V - W; \\Y &= v + w; \\Z &= x + y;\end{aligned}$$

- single cycle machine





- multi-cycle machines

- ## • performance analysis

$$L = \{ \# \text{ of instructions} \} \times \{ \text{Average CPI} \} \times \{ \text{clock cycle time} \}$$

## single cycle machines & elements



- Single cycle datapath for arithmetic & logical instructions.

R-type

$\vdash$ : Register operator

add \$50, \$1, \$52

semantics  $\rightarrow$  if  $MEM[PC] == add\ rd\ rs\ rt$


GPR[rd] ←

< h 1112 path >



**I-type**: 2 register operands & 1 immediate

e.g. add \$s0, \$s1, \$




Single cycle datapath for Data movement Instr

MIPS load  $lw \$s3, 8(\$s0)$   $\leftarrow$  I-type

MIPS Store  $sw \$s3, 8(\$s0)$   $\leftarrow$  I-type

Single cycle datapath for Control Flow Instr.



MIPS jump  
jump & link  
semantics ; If  $MEM[PC] == jal$  mn.

$\$ra \leftarrow PC + 4$

$target = EP((31:28), 7mm)$

$PC \leftarrow target$

jump register  
Semantics ; If  $MEM[PC] == JR rs$

$PC \leftarrow GPR(rs)$

MIPS JR  
jump & link register  
If  $MEM[PC] == jalr rs$




$\$ra \leftarrow PC + 4$

beq beg \$s0, \$s1, offset  
 $PC \leftarrow GPR(rs)$

Combine all ?  $\leftarrow$  I-type



## Lecture 12. Microarchitecture



### Single cycle control Signals

|          | De-asserted                        | asserted                                                | equation                                         |
|----------|------------------------------------|---------------------------------------------------------|--------------------------------------------------|
| RegDes   | GPRWrite: rt                       | nd                                                      | opcode == 0                                      |
| ALUSrc   | 2nd ALU input: 2nd GPR             | Imm                                                     | (opcode != 0) & P                                |
| MemToReg | ALU result $\Rightarrow$ GPR write | memory $\hookrightarrow$ GPRwrite                       | (opcode != BEQ) & (opcode != BNE) & (pcd != BNZ) |
| RegWrite | GPR write disabled                 | GPRwrite enabled                                        | SX, BX, JR                                       |
| MemRead  | disabled                           | Mem read port $\rightarrow$ load value                  | LW                                               |
| MemWrite | disabled                           | Mem write enable                                        | SW                                               |
| PCSrc1   | According to PCSrc2                | next PC<br>= + rmm(6bit) J, JAL<br>(jump)               | J, JAL                                           |
| PCSrc2   | next PC<br>= PC + 4                | next PC<br>= + 7mm(6bit)<br>BFX &<br>(branch satisfied) | BFX &<br>(branch satisfied)                      |

### ALU Control

- Case opcode  $\rightarrow$  '0' 'ALU' 'LW' 'SW' 'BX'  
 $\downarrow$        $\downarrow$        $\downarrow$        $\downarrow$        $\downarrow$   
 func  $\xrightarrow{\text{add}}$  add  $\xrightarrow{\text{add}}$  add  $\xrightarrow{\text{add}}$  add  $\xrightarrow{\text{add}}$  add


### Single Cycle Datapath Analysis ; Latency

The longest path matters

## Multicycle Microarchitecture

LW

Step 1: Fetch instruction





Step 2 & 5:

→ use the same ALU to add 4 at different cycle to LW operation (4th).

LW operation (4th).

Control Unit



## Lecture 13. Microprogramming


MDCC

• Multicycle performance

$$T_c = t_{pcf} + t_{mux} + \max(t_{ACU}, t_{mem}) + t_{setup}$$

• Another example: microprogrammed multicycle microarch


- microinstruction
- microsequencing
- Control Store
- microsequencer




# Lecture 14. Pipeline

- Multi cycle Design  $\Rightarrow$  Limited Concurrency
- Goal: More Concurrency  $\rightarrow$  Higher instruction throughput.

~~Efficiency~~



## Ideal Pipelining



## More realistic pipelining

- Nonpipelined version with delay  $T$

$$BW = \frac{1}{T(s)} \text{ where } s = \underline{\text{latch delay}}$$

- $k$ -stage pipelined version

$$BW_{k\text{-stage}} = \frac{1}{(T_k + s)}$$

$$BW_{\max} = \frac{1}{(\text{gate delay} + s)}$$

(Cost?)  $= G + L$   
 combinational cost  $\uparrow$  latch cost  $\uparrow$

$$\text{Cost}_{k\text{-stage}} = G + Lk$$


recall:

MDC II


## Instruction Processing Cycle

1. Instruction Fetch (IF)
2. Instr. decode & register operand fetch (ID/RF)
3. Execute / Evaluate memory access (EX/MEM)
4. Memory Operand fetch (MEM)
5. Store / Writeback result (WB)

time



↓ pipelining



idle

↓  $\rightarrow$  5 stages.

## Control signals in pipeline

→ Option 1: decode once using the same logic as single-cycle and buffer signals until

→ Option 2: carry relevant "instruction word/file" down the pipeline & decode locally within each or in a previous stage

## Nonidealities

- Not identical operations
  - ↳ external fragmentation
- Not uniform suboperations
  - ↳ internal fragmentation
- Not independent operations
  - ↳ pipeline stalls.

60

all

## Causes of Pipeline Stalls.

→ Resource contention = resource dependence

Dependency

Long-latency (multicycle) operation

→ dependency (or "hazard")

↓  
ordering requirement between instr.

↳ Data dependence ← Flow dep (read-write)  
Control dependence. Output dep (write-write)  
Anti dep (write-read)

↳ resource contention (2 pipeline stages need the same resource)

① Duplicate resource ② Increase the throughput.

② Detect & Stall

③ RegFile → read/write = only a half cycle

Flow dep:  $r_3 \leftarrow r_1 \text{ op } r_2$

$r_5 \leftarrow r_3 \text{ op } r_4$

Read after Write

Anti-dep:  $r_3 \leftarrow r_1 \text{ op } r_2$

$r_1 \leftarrow r_4 \text{ op } r_5$

Write after Read

Output dep:  $r_5 \leftarrow r_1 \text{ op } r_2$

$r_3 \leftarrow r_5 \text{ op } r_4$

Write after write

$r_3 \leftarrow r_6 \text{ op } r_7$

## Data Dependence handling

• Anti & output → write to the destination

• Flow dep → ① Detect & wait until no write  
② Detect & forward/bypass to dependent instr.

③ Detect & eliminate

the dependency at the software level  
(= insert independent instr between dependent instr.)

④ Predict & Verify

the needed value(s)  
execute "speculatively"

• Interlocking; detection of pipeline dep.  
(Software/hardware)


## Dep. Detection(I); Scoreboarding

Advantage: Simple.

1 bit reg

Disadv: Need to stall all types of dep., not only flow dep.

## D.Det(II); Combinational dependence check logic



↳ adv: no need to stall on anti, output dep.  
disadv: logic complexity

• Stall?  
① stall PC & IFID → EN → Fetch, Decode  
② Insert neutral instr 'CLR' to EX pipeline register

## Lecture 15. Pipelining Issues ....

• Beg (Branch) → not determine

& fetch next instr → "Always Not taken" prediction  
↳ misprediction penalty?

⇒ Some instructions flushed

② Early Branch Resolution  
when the branch is taken.

↳ Adv: Reduced branch misprediction penalty  
→ Reduced CPI


Disadv: potential increase in clock cycle time  
additional hardware.

• Smarter Branch Prediction → (machine learning statistics...)

• Pipeline Performance

⇒ Load 25%, Jump 2%,  
Store 10%, R-type 5%,  
Branch 11%

## Multicycle Execution



$\Rightarrow$  sequential semantics of ISA Not preserved

## Exception vs Interrupts

- Cause Ex  $\rightarrow$  internal to the running thread  
Int  $\rightarrow$  external to the running thread ( $5 \div 0 = ?$ )
  - Priority: process (exception) > process (interrupt)
  - Handling context: process(exception) > system(interrupt)
  - precise Exc/ Int
- ① All prev instr should be completely retired.  
② No later instr should be retired.

**Solutions:** ① Reorder Buffer (ROB)  
(Content addressable memory CAM)  
Register renaming w/ ROB.

## - In-Order Pipeline w/ Reorder Buffer.

(In-order dispatch/execution  
out-of-order completion  $\rightarrow$  write to ROB.  
in-order retirement)  
check for exception  
none  
else flush pipeline + start from exception handler.

ROB Adv = {Simple  
eliminate false dependence  
disadv = use CAM on induction  
to access to ROB}

- ② History Buffer  $\rightarrow$  latency  $\uparrow$ , complexity  $\uparrow$
- ③ Futurefile
- ④ Checkpoint


## Lecture 17. Out-of Order (OOO) Mac: Dataflow, Superscalar Execution

### OOO Execution (Dynamic Instr. Schedule)


MUL R3 < R1, R2  
ADD R5 < R3, R4

## Lecture 16. Out-of Order Execution (Dynamic Instr. Schedule)

\* Register renaming  
RAT (reg. Alias-table)



LD R0(0)  $\rightarrow$  R5  
LD R3 R1  $\rightarrow$  R10  
MUL R1, R2  $\rightarrow$  R3  
MUL R3 R4  $\rightarrow$  R11  
ADD R5, R6  $\rightarrow$  R7  
ADD R7, R8  $\rightarrow$  R9



### Reorder Buffer Tradeoffs

#### \* In-Order Pipeline.

- Dispatch: Act of sending an instr to a func unit.
- Renaming w/ ROB eliminates stalls due to false dependencies
- Problem: True data dep  $\rightarrow$  stalls dispatch of younger instr into functional unit.

#### \* Can we do better?

##### - Preventing Dispatch Stall?

$\hookrightarrow$  Out-of-order dispatch (scheduling, or execution)

Idea ~ Dataflow; fetch & fire when instr is ready