


Lecture 11 Micro architecture.

Recall: LC-3 VonNeumann Architecture



Under specific design constraints & goals

* Microarchitecture = Implementation of ISA

o Von Neumann Arch. = stored program computer

- ↳ keys
 - ↳ stored program in linear mem. array
 - ↳ sequential instruction processing
 - program counter (instruction pointer)


o Dataflow Model (of a computer)

- ↳ instruction is fetched in dataflow order executed (not instruction pointer!)
- ↳ inherently more parallel.

VN arch

$V \leftarrow a + b;$
 $W \leftarrow b * 2;$
 $X \leftarrow V - W;$
 $Y \leftarrow V + W;$
 $Z \leftarrow X * Y;$


vs Dataflow



consists of data flow nodes

add, mult, relational, barrier, synch

o single cycle machine





o multi-cycle machines

o performance analysis

$$\text{time} = \{\# \text{ of instructions}\} \times \{\text{Average CPI}\} \times \{\text{clock cycle time}\}$$

single cycle machines elements



o Single cycle datapath for arithmetic & logical instructions

- R-type: 3 register operator

add \$S0, \$S1, \$S2
 semantics \rightarrow if MEM[PC] == add rd rs rs2
 $GPR[rd] \leftarrow GPR[rs] + GPR[rs2]$
 $PC \leftarrow PC + 4$


< R-ALU Datapath >



Lecture 12. Microarchitecture

I-type: 2 register operands & 1 immediate

ex addi \$s0, \$s1, 5.




Single cycle Datapath for Data Movement Instr

MIPS Load lw \$s3, 8(\$s0) ← I-type

MIPS Store sw \$s3, 8(\$s0) ← I-type

Single cycle Datapath for Control Flow Instr.






MIPS JAL jump & link
Semantics: if MEM[PC] == jal imm.
 $\$ra \leftarrow PC + 4$
target = EPC[31:20], [imm]

MIPS JR jump register
Semantics: if MEM[PC] == jr rs
 $PC \leftarrow \text{target}$

JALR jump & link register
if MEM[PC] == jalr rs
 $\$ra \leftarrow PC + 4$

BEQ beq \$s0, \$s1, offset
 $PC \leftarrow \text{GPR}(rs)$



Single cycle control signals

	De-asserted	asserted	equation
RegWrt	GPR write: rt	rd	$opcode == 0$
ALUSrc	2nd ALU input: 2nd GPR	imm	$(opcode != 0) \&\& \&\&$
MemtoReg	ALU result → GPR write	memory → GPR write	$(opcode != BEZ) \&\& \&\&$ $(opcode != BNE) \&\& \&\&$ $opcode = LW$
RegWrite	GPR write disabled	GPR write enabled	SW, BR, JR
MemRead	disabled	Mem read port → load value	LW
MemWrite	disabled	Mem write enable	SW
PCSrc1	According to PCSrc2	next PC = + imm (16bit) (jump)	J, JAL
PCSrc2	next PC = PC + 4	next PC = + imm (16bit)	BR && BNE && (branch satisfied)

ALU Control

case opcode → 0 'ALU' 'LW' 'SW' 'BR' 'BNE'
 ↓ ↓ ↓ ↓ ↓
 funct add add add add
 opcode

Single Cycle Datapath Analysis: Latency


the longest path matters

Multi-cycle Microarchitecture

Lecture 3. Microprogramming



LW

Step 1: Fetch Instruction



Use the same ALU to add 4. at different cycle to LW operation (4th).

Control Unit




• Multicycle performance

$$T_c = t_{pcq} + t_{mux} + \max(t_{alu}, t_{mem}, t_{mem}) + t_{setup}$$

• Another example: microprogrammed multi-cycle microarchitec


- microinstruction
- microsequencing
- Control Store
- microsequencer




Control structure

Lecture 14. Pipeline

- Multi cycle Design \Rightarrow Limited Concurrency
- Goal: More Concurrency \rightarrow Higher instruction throughput.



Ideal Pipelining



More realistic pipelining

- Nonpipelined version with delay T
 $BW = 1/(T+s)$ where $s = \text{latch delay}$
- k -stage pipelined version

$$BW_{k\text{-stage}} = 1/(T_k + s)$$

$$BW_{max} = 1/(latch\ delay + s)$$

Cost? = $G + L$
 ↑ combinational cost ↑ Latch


$$Cost_{k\text{-stage}} = G + Lk$$

recall:

MDC@

Instruction Processing Cycle

1. Instruction Fetch (IF)
2. Instr. decode & register operand fetch (ID/RF)
3. Execute/Evaluate memory access (EX/AG)
4. Memory Operand fetch (MEM)
5. Store/Writeback result (WB)



dw \rightarrow 5 stages.

Control signal in pipeline

- Option 1: decode once using the same logic as single-cycle and buffer signals until consumed
- Option 2: carry relevant "instruction word/ble" down the pipeline & decode locally within each or in a ~~previous~~ previous stage

Nonidealities

- \rightarrow Not identical operations
 \hookrightarrow external fragmentation
- \rightarrow Not uniform suboperations
 \hookrightarrow internal fragmentation
- \hookrightarrow Not independent operations
 \hookrightarrow pipeline stalls.

Causes of Pipeline Stalls.

→ Resource contention = resource dependence
 Dependency
 Long-latency (multicycle) operation

→ dependency (or "hazard")
 ↓
 ordering requirement between instr.

- Data dependence ← Flow dep (read→write)
- Control dependence ← Output dep (write→write)
- Anti dep (write→read)

Resource contention (2 pipeline stages need the same resource)
 ① Duplicate resource ② increase the throu-put.
 ② Detect & stall

EX RegFile → read/write = only a half cycle

- Flow dep: $r_3 \leftarrow r_1 \text{ op } r_2$
 $r_5 \leftarrow r_3 \text{ op } r_4$ Read after Write
- Anti dep: $r_3 \leftarrow r_1 \text{ op } r_2$
 $r_1 \leftarrow r_4 \text{ op } r_5$ Write after Read
- Output dep: $r_3 \leftarrow r_1 \text{ op } r_2$
 $r_5 \leftarrow r_3 \text{ op } r_4$
 $r_3 \leftarrow r_6 \text{ op } r_7$ write after write


Data Dependence Handling

- Anti & output → write to the destination
- Flow dep → ① Detect & wait until reg write
- ② Detect & forward/bypass to dependent instr.
- ③ Detect & eliminate the dependency at the software level (= insert independent instr between dependent instr)
- ④ Predict & verify the needed value(s) execute "speculatively"


need hazard write

Interlocking; detection of ~~flow~~ dep. (software/hardware)

Dep. Detector (I) ; Scoreboarding



Dep. Det (II) ; Combinational dependence check logic.






Stall? (disable stop PC & IF/ID) → 'EN' to Fetch, Decode (Insert invalid instr) 'CLK' to EX pipeline register

Lecture 15. Pipelining Issues

- Branch → not determine & fetch next instr → "Always Not taken" prediction
 ↳ misprediction penalty? ⇒ Some instructions flushed when the branch is taken.
- Early Branch Resolution
 ↳ Adv: Reduced branch misprediction penalty → Reduced CPI
 Disadv: potential increase in clock cycle time additional hardware.
- Smarter Branch Prediction → (machine learning statistics...)
- Pipeline Performance
 ⇒ Load 25% Jump 2%
 Store 10% R-types 2%
 Branch 11%

Multi-cycle Execution



\Rightarrow sequential semantics of ISA Not preserved

Exception vs Interrupts

- Cause \rightarrow Ex \rightarrow internal to the running thread
- \rightarrow Int \rightarrow external to the running thread (CS \neq 0 \neq ?)
- Priority: process (exception) depends (interrupt)
- Handling context: process (exception) system (interrupt)
- precise Exc/Int

- \hookrightarrow ① All prev instr should be completely retired.
- ② No later instr should be retired.

Solutions: ① Reorder Buffer (ROB) (content addressable memory)

~~CAM~~ Register renaming w/ ROB.

In-Order Pipeline w/ Reorder Buffer.

(In-order dispatch/execution out-of-order completion \rightarrow write to ROB. in-order retirement)

check for exception none \downarrow else flush pipeline + start from exception handler.

- ROB Adv = { Simple
eliminate false dependence
- disadv = Use CAM or indirection to access to ROB \rightarrow latency \uparrow , complexity \uparrow
- ② History Buffer
 - ③ Future file
 - ④ Checkpoint



Lecture 14. Out-of Order (OOO) Dataflow, Superscalar Execution

OOO Execution (Dynamic Instr. Schedule)

```
MUL R3 ← R1, R2
ADD R5 ← R3, R4
```

Lecture 16. Out-of Order Execution (Dynamic Instr. Schedule)

* Register renaming RAT (reg. Alias table)



Reorder Buffer Tradeoffs

* In-Order pipeline.

- Dispatch: Act of sending an instr to a func unit.
- Renaming w/ ROB eliminates stalls due to false dependences
- Problem: True data dep \rightarrow stalls dispatch of younger instr into functional unit.

* Can we do better?

- Preventing Dispatch Stall?
- \hookrightarrow Out of order dispatch (scheduling, or execution) idea \sim Dataflow; fetch & fire when instr is ready