


[Design of Digital Circuits Lecture]

* Lecture 1 - Intro & Basics, prof Onur Mutlu.



* Lec. 2. Mysteries in Comp.-Arch.

- ① Meltdown & Spectre due to speculative execution
- ② Rowhammer: disturbance errors near rows hammered repeatedly.

* Lec. 3. Intro. to the Labs & FPGAs

- Basys 3 (Artix-7 FPGA)


- (LAB1) Basic circuit \rightarrow Comparison ($>$, $<$, $=$, \neq)
- (LAB2) Mapping circuit to FPGA \rightarrow Addition (+ ...)
 \Rightarrow 1-bit Full adder \Rightarrow 4-bit adder
- (LAB3) Display LAB2's result on a Seven Seg. Display
- (LAB4) Finite state machine by using "memory"
- (LAB5) Implementing an ALU (+ - X ÷ & OR ...)
- (LAB6) Testing ALU \rightarrow Simulate LAB5 / debug
- (LAB7) Programming in Assembly Language.
(MIPS)
- (LAB8) Full System Implementation (MIPS processor)

FPGA?

\hookrightarrow Look-Up Tables & Switches.

(LUT)

3-LUT



• Typically 6-LUTs & MB-distributed memory

Computer-Aided Design (CAD) Tools

\hookrightarrow High level description using FPGA
 \hookrightarrow Map the circuit & optimize the interconnect

FPGA Design




* Lec. 4. Mysteries in Comp. Arch.

③ Memory Performance Attack \rightarrow Memory Hog

\hookrightarrow multicore slowdown due to the Disparity
 \hookrightarrow unfairness in DRAM Memory Controller.

④ DRAM bank operation \rightarrow priority on app with high row buffer locality



\Rightarrow very slow random access

If the same row gets recalled again,
it just use the Rowbuffer


Rowbuffer conflict \Rightarrow erase buffer & load buffering.

- Mystery ④ DRAM Refresh.
- 64 ms! \Rightarrow Refresh overhead \uparrow as memory size \uparrow
 - Consider "manufacturing process variation"
 - Refresh weak rows more frequently!
 - Bloom filter operation & RAIDR

MC2

Lec 5: Combinational Logic.

- 64 bit DP ADDS \Rightarrow 20 pJ & DRAM access \Rightarrow 16 nJ ≈ 1000
- Intel i-7 Broadwell-E (2016) \Rightarrow 3.2 billion MOS



- A Logic Circuit \Rightarrow Input \rightarrow [Functional spec, timing spec] \rightarrow Output.

- Boolean equation \Rightarrow Functional spec! (no memory)

Duality ($A \cdot B \Leftrightarrow A + B$)

$$1 \Leftrightarrow 0$$

(useful eq.)	(dual)
$X \cdot Y + X \cdot \bar{Y} = X$	$(X+Y) \cdot (X+\bar{Y}) = X$
$X + X \cdot Y = X$	$X \cdot (Y+X) = X$
$(X+\bar{Y}) \cdot Y = X \cdot Y$	$(X \cdot \bar{Y}) + Y = X+Y$

$$\begin{aligned} & a \cdot (b+c) \\ & a + (b \cdot c) \end{aligned}$$

DeMorgan's Law

$$(X+Y+Z) = \bar{X} \cdot \bar{Y} \cdot \bar{Z}$$

vice versa

$$\text{NOR} = (\overline{X+Y}) = \bar{X}\bar{Y} = \text{AND with input complements}$$

$$\text{NAND} = (\overline{XY}) = \bar{X} + \bar{Y} = \text{OR} \quad \text{..} \quad \text{..}$$

- Words: Complement, Literal, Implicant
(Minterm, Maxterm)


• Truth table / Canonical Form.

• Sum of Products Form (SOP)

= disjunctive normal form, minterm expres

• Minterm form \leftrightarrow Maxterm Form

• Combinational Building Blocks




- Logic simplification \Rightarrow Karnaugh map

Lec 6: Comb. Logic + Hardware Desc. Lan. (Verilog)

$$\text{Power} = C V^2 f \text{ (Dynamic)} + V I_{\text{leak}} \text{ (Static)}$$

HDL: Verilog vs VHDL

Hierarchical Design.



Module - Name, direction of its ports
Name of its parts

(Then, functionality
Then end module)

Multibit input/output [end: start] = (e-s+1) bits

↳ Bit slicing, Concatenation, Duplication,

• Behavioral VS Structural.

↑ Define functionality
(assign)

↑ Instantiation & wiring


- Conditional Assignment $\Rightarrow A ? B : C$; (if A then B else C)
- Precedence of operators
 - "~" (Not) $\Rightarrow * / \%$ (mult, div, mod) $\Rightarrow + -$ (add, sub)
 - $\Rightarrow \ll, \gg$ (shift) $\Rightarrow \ll, \gg$ (arithmetic shift)
 - $\Rightarrow <, \leq, >, \geq$ (comparison) $\Rightarrow =, !=$
 - $\Rightarrow \&, \sim \&$ AND, NAND $\Rightarrow \wedge, \sim \wedge$ (XOR) (XNOR)
 - $\rightarrow |, \sim |$ (OR, NOR)
 - $\rightarrow ?:$ (ternary op)

- Number $N' B_{xx}$
bit Base number


- Floating signal (Z) from tri-state buffer

* Lecture 7. Sequential Logic Design.


\Rightarrow "Circuits that can store information"



R-S Latch




Gated D-Latch



* Memory

address // addressability (bits of data)

② address space size = 2 \Rightarrow addressability = 3 \Rightarrow address data



• State? \rightarrow snapshot of all relevant de
& of the
Sequence of states matters! system.

• Example: "Clock" & clock triggers

transition from
one state to
another.


* Finite State Machine

↳ next page!

Finite State Machine \rightarrow Discrete-time model of a static system.

5. Finite states, inputs, outputs, state transitions, output specifications



Moore FSM



* state register:

Δ D-Flip Flop \Rightarrow D-Latch + CLK

edge-triggered device
(rising/falling)



Moore FSM \rightarrow output = F(state)

Mealy FSM \rightarrow output = F(state, input)

* FSM State transition table

Current State	Inputs	Next state
...

possible State	Encoding
...	...

\Rightarrow Another type of truth table
 \therefore SOP or Boolean Logic
possible to express with equation.

Current State	outputs
...	...

\Rightarrow Need encoding

Encoding
 Tip \rightarrow Fully encoded: minimize flip flops \rightarrow complex
 \rightarrow 1 hot encoded: Maximize " \rightarrow simple
 \rightarrow output encoding

* Moore vs Mealy FSM

1101

sequential logic w/ Verilog

(Latch; Level & CLK & Flip Flops; Transfer of CLK)
 \rightarrow 'always' Block. \rightarrow always @ (sensitivity list)
statements;

③ D Flip-flop

module flop (input clk,
input [3:0] d,
output reg [3:0] q);

always @ (posedge clk)

q=d;
endmodule

q gets d.
non-blocking assignment.

(No "assign")

④ Not blocking assignment (parallel assign.)
 ⑤ blocking " (wait)

blocking

" (wait)

Lecture 8: Timing and Verification

Trade-offs in Circuit Design

Area / Speed (throughput) / power / Design Time

Part I. Combinational Circuit Timing.

* Delays due to C & R

↳ Contamination delay (min)

↳ Propagation delay (max)

- Care the Longest Path in the circuit.

- Dependence on Voltage & Cap

- combination of gate delays...

- wire !!

* Output Glitches


- ~~dead~~ of Slow/Fast inputs

XOR

- Visible in K-maps




Add this comb. to ensure no transition




Part II. Sequential Circuit Timing

= D-FlipFlop: 'D' must be stable when sampled.



= Sequencing overhead



$$t_{hold} < t_{cog} + t_{cd}, \quad t_{cd} > t_{hold} - t_{cog}$$

$t_{pd} \Rightarrow$ delay in the longest path

$t_{cd} \Rightarrow$ " shortest "

$t_{setup} \Rightarrow$ stable time before CLK edge

$t_{hold} \Rightarrow$ " after " " setup + hold constraint"

$t_c \geq t_{cog} + t_{pd} + t_{setup}$

$t_{hold} \leq t_{cog} + t_{cd}$

$$t_{cd} \geq t_{hold} - t_{cog}$$

$$(T_c)^{-1} = f_{max} ; \text{ maximum frequency.}$$

if hold-time constraint fail (too fast)

⇒ Add buffers to make it slow

= Clock Skew ⇒ smart "clock network"

$$t_c \geq t_{cog} + t_{pd} + t_{setup} + t_{skew}$$

$$t_{cd} \geq t_{cog} + t_{hold} + t_{skew}$$

Part 3. Verification

• Functionality? Timing? → Simulation Tools (SAT solver Vivado SPICE)

• Test bench



(Module example test_bench(); → no input, output)

Instantiate device under test
initial begin
reg a; → manually assigned.
wire y; → manually checked

DUTname dut
(.a(a), .b(b),
.c(c), .y(y))
begin
a=0;
#10; → wave lons
a=1;
\$display ("printf() style message!");
end

Simple Testbench (look clk sequence)

Self-checking testbench w/ test vector


Automatic → (look display after checking outputs)

testbench \$readmem("example.tv", testvector);

Lecture 9. Von Neumann Model | ISA, LC3, & MIPS


(Combinational logic) \Rightarrow (Decision element)
 Sequential logic \Rightarrow Storage element

* Von Neumann \rightarrow Memory, Processing Unit, Input, Output, Control Unit
 LC-3 MIPS



* memory (byte = 8 bits)
 words = 8, 16, 32 bytes
 addressability, address space
 word-addressable memory
 dataword (LC-3: 16-bit data word)
 MIPS: 32 " " " "
 byte-addressable memory
 MIPS: Byte Addressable (4 byte = 1 word)
 LC3b:

* Little Endians vs Big Endians



Memory Access -> Reading = Loading
 Writing = Storing

two reg. \rightarrow MAR, MDR
 address data

Read \rightarrow MAR Load \rightarrow MDR Load

Write \rightarrow MAR Load \rightarrow "writeEnable" signal assert.
 MDR Load

Processing Unit

- LC-3: ADD, AND, NOT (XOR - LC3b)
- MIPS: add, sub, mult, and, nor, sll, srl, slt, ...
- Word length: LC-3 (16) MIPS (32)

* temporary storage = Registers.

MDX(5)

$$[(A+B)+C] \xrightarrow{\text{reg}} \text{reg}$$

Memory 64G/stage

Register fast / one reg \rightarrow store onward

* Register Set \Rightarrow LC3 = 8 general purpose registers
 MIPS = 32 registers, (GP) (size = 32 bits)

MIPS Reg File

0	1	2-3	4-7	8-15	K-23
\$0	\$at	\$v	\$a	\$t	\$s
24-25	26-27	28	29	30	31
\$t	\$k	\$gp	\$sp	\$fp	\$ra

* Control Units \rightarrow IR (Instruction Register)
 PC (Program Counter)
 IP (Instruction pointer)



LC3 : Von Neumann Machine.


- ISA (Instruction Set Architecture)

- Assembly \rightarrow Machine code.

(add, b, c)
 LC3 \Rightarrow OP | DR | SRI | 0 | 00 | S/R2
 4 | 3 | 3 | 3 | 3 bits


Load a, A, i
 destination, base off, operand address, offset set
 MIPS \rightarrow OP rs rt rd shamt func
 0 11 11 11 16 1 0 32
 rd \leftarrow rs + rt.
 Shift amount operator in R-type instruction
 LDR R3, R0, #8
 LW \$s3, 2(\$s0)
 base address
 \$s3 \leftarrow Memory[\$s0 + 2]

Instruction Cycle




(LDR \rightarrow no execution)

ADD \rightarrow no Evaluate Address)



② Decode : (LC-3) 4-to-16 decoder
(16 opcodes)



④ Fetch Operands:

In case of ADD

\hookrightarrow Instruction decoding & fetch operands

concur.


⑤ execute ; ALU & Reg.

⑥ Store result ; DR \rightarrow DR

(LDR) \rightarrow MDR

Changing the Sequence of Execution

- ① change PC by loading \Rightarrow during execute phase
- ② then, it writes out incremented PC (loaded during Fetch Phase)



Op codes \rightarrow HP Precision Architecture

X86

VAX

\hookrightarrow 3 types - Operate / Data movement / Control

(MIPS) \Rightarrow R-type

Addressing Mode \rightarrow 5 address mode (LC-3)

Intermediate or literal
Register
Memory addressing mode

PC-relative
Indirect
Base offset

(MIPS) + pseudo-direct addressing (J & jal)

LC-3 \rightarrow NOT : unary operator

ADD, AND : binary operations

MIPS

R-type (binary operations)

I-type

F-type (floating point operations)

• No NOT in MIPS \Rightarrow use NOR.

Lecture 9: ISA (LC-3, MIPS)

& Assembly Programming.

• Op Instr. with One Literal in LC-3

\hookrightarrow Add w/ one literal in LC-3, MIPS

(MIPS) addi \$50, \$S1, 5

• Data movement Instr. & Addressing mode
- PC-relative addressing mode

LD (load) & ST (store) (load data)

OP	DR/SR	PC offset 9
4bit	3bit	9bit

- Indirect addressing mode (load address)
- Base-offset addressing mode (load data from that address)
- Immediate addressing mode

Jr (jmp register)