


[Design of Digital Circuits Lecture]


Mutlu
Digital
Circuit

* Lecture 1 - Intro & Basics, prof Onur Mutlu.



FPGA?

↳ Look-Up Tables & Switches.




• Typically 6-LUTs & MB-distributed memory

Computer-Aided Design (CAD) Tools

↳ High level descriptor using FPGA
then map the circuit & optimize the interconn.

FPGA Design



* Lec. 2. Mysteries in Comp-Arch.

- ① Meltdown & Spectre due to speculative execution
- ② Rowhammer: disturbance errors near rows hammered repeatedly.

* Lec 3. Intro. to the Labs & FPGAs

• Basys 3 (Artix-7 FPGA)

(LAB1) Base Circuit → Comparison (>, <, =, !=)

(LAB2) Mapping circuit to FPGA → Addition (+ ...)

⇒ 1-bit Full adder ⇒ 4-bit adder

(LAB3) Display LAB2's result on a Seven Seg. Display

(LAB4) Finite state machine by using "memory"

(LAB5) Implementing an ALU (+ - X ÷ & OR ...)

(LAB6) Testing ALU → Simulate LAB5/delay

(LAB7) Programming in Assembly Language (MIPS)

(LAB8) Full System Implementation (MIPS processor)


* Lec 4. Mysteries in Comp. Arch.

③ Memory Performance Attack ⇒ Memory Hog

↳ multicore slowdown due to the Disparity
↳ unfairness in DRAM Memory Controller.

• DRAM bank operation → priority on

app with high row buffer locality



HIT! ⇒ very slow random access
If the same row gets recalled again, it just use the Rowbuff

Rowbuffer conflict ⇒ erase buffer & load buffer again.



Mystery 4 DRAM Refresh.

- 64ms! ⇒ Refresh overhead ↑ as memory size ↑
- Consider "manufacturing process variation"
- Refresh weak rows more frequently!
- Bloom filter operation & RAID R

- Truth table / Canonical Form
- Sum of Products Form (SOP) = disjunctive normal form, minterm expres
- Minterm form ↔ Maxterm Form

Lect 5 Combinational Logic.

- 64bit DP ADD ⇒ 20pJ & DRAM Access ⇒ 16nS ~ x1000
- Intel i-7 Broadwell-E (2016) ⇒ 3.2 billion MOS



A Logic Circuit ⇒ Input → functional spec
timing spec → output.

Boolean equation ⇒ Functional spec! (no memory)

★ Duality (AND ↔ OR, 1 ↔ 0)


(useful eq.)

$X \cdot Y + X \cdot \bar{Y} = X$	(dual) $(X+Y) \cdot (X+\bar{Y}) = X$
$X + X \cdot Y = X$	$X \cdot (Y+X) = X$
$(X+\bar{Y}) \cdot Y = X \cdot Y$	$(X \cdot \bar{Y}) + Y = X+Y$

Examples: $a \cdot (b+c) = a+b \cdot c$, $a+(b \cdot c) = (a+b) \cdot (a+c)$

Lect 6 Comb. Logic + Hardware Desc. Lan. (Verilog)

- power = CV^2f (Dynamic) + VI_{leak} (Static)
- HDL: Verilog vs VHDL
- Hierarchical Design.



DeMorgan's Law

$\overline{(X+Y+Z)} = \bar{X} \cdot \bar{Y} \cdot \bar{Z}$ vice versa

NOR = $\overline{(X+Y)} = \bar{X} \bar{Y}$ = AND with input complemented

NAND = $\overline{(XY)} = \bar{X} + \bar{Y}$ = OR " "


Words: (Complement, Literal, Implicant)
(Minterm, Maxterm)

- Module - Name, Direction of its ports, Name of its ports
- Then, functionality
- Then end module
- Multi-bit in/output [end: start] = (e-s+1) bits
- ↳ Bit string, Concatenation, Duplication
- Behavioral VS Structural
- Define functionality (assign)
- Instantiation & Wiring

- Conditional Assignment $\Rightarrow A ? B : C ;$
- Precedence of operators $(\text{if } A \text{ then } B \text{ else } C)$
- "~" (Not) \Rightarrow " * , / , %" (mult, div, mod) \Rightarrow "+ , -" (add, sub)
- \ll , \gg (shift) \Rightarrow \lll , \ggg (automatic shift)
- $< , <= , > , >=$ (comparisons) \Rightarrow $= , ! =$
- $\& , \sim \&$ AND, NAND \Rightarrow $\wedge , \sim \wedge$ (XOR) (XNOR)
- $| , \sim |$ (OR, NOR)
- $? :$ (ternary op)



- Number $(N) (B) (X) (X)$
 bit Base number

- Floating signal (Z) from tri-state Buffer



Memory

address // addressability
 (bits of data)



State \Rightarrow snapshot of all relevant de & d of the system.
 Sequence of states matters!





Example: "Clock" & clock triggers transition from one state to another.

Finite State Machine

\hookrightarrow next page!

Lecture 7. Sequential Logic Design


\Rightarrow "Circuits that can store information"



Finite State Machine → Discrete-time model of a stateful system.

- finite states, inputs, outputs, state transitions, output specifications

Moore FSM





state register:



D-Flip Flop → D-Latch + CLK

edge-triggered device (rising/falling)



Moore FSM → output = F(state)
 Mealy FSM → output = F(state, input)

FSM State transition table

Current state	Inputs	Next state
⋮	⋮	⋮

possible state	Encoding
⋮	⋮

⇒ Another type of Truth table
 ∴ SOP or Boolean Logic possible to express with equations.

Current state	outputs
⋮	⋮

→ Need encoding

Encoding Tip → Fully encoded: minimize # flip flops → complex
 → 1 hot encoded: Maximize " → simple
 → output encoding

Moore vs Mealy FSM

1101

sequential logic w/ Verilog

(latch; level of CLK & Flip Flops; Transition of CLK)

→ 'always' Block. → always @ (sensitivity list) statements;

```

    ex) D Flip Flop.
    module flip (input clk,
                input [3:0] d,
                output reg [3:0] q);
    always @ (posedge clk)
        q <= d;
    endmodule
    
```

begin ~ end

asynchronous reset
 synchronous reset.
 ← non-blocking assignment. (No 'assign')
 ← Non-blocking assignment (parallel assign)
 ← blocking " (wait)

Lecture 8. Timing and Verification

Trade offs in Circuit Design
Area / Speed (Throughput) / power / Design Time

Part I. Combinational Circuit Timing.


- * Delays due to C & R
 - Contamination delay (min)
 - propagation delay (max)
- Care the Longest Path in the circuit.
- Dependence on Voltage & Cap
- combination of gate delays...
- wire !!

* output glitches

- ~~slow~~ of slow/fast inputs
- visible in K-maps



Add this comb. to ensure no transition happening




Part II. Sequential Circuit Timing

D-flip-flop: 'D' must be stable when sampled.
if changing at CLK edge
metastability
non-deterministic

Sequencing overhead

$$T_c \geq t_{pcq} + t_{pd} + t_{setup}$$

$$t_{hold} < t_{ccq} + t_{cd}, t_{cd} \geq t_{hold} - t_{ccq}$$



$(T_c)^{-1} = f_{max}$; maximum frequency
if hold time constraint fail (too fast)
⇒ Add buffers to make it slow


⇒ Clock skew ⇒ smart "clock network"

$$t_c \geq t_{pcq} + t_{pd} + t_{setup} + t_{skew}$$

$$t_{cd} \geq t_{ccq} + t_{hold} + t_{skew}$$

Part III. Verification

- Functionality? Timing? ⇒ Simulation tools (SAT solver, Verilog, SPICE)
- Test bench







```


Module example_testbench() ; // no input/output
    Instantiate device_under_test
    reg a ; // manually assigned
    wire y ; // manually checked
    begin
        a = 0 ;
        #10 ; // wait 10ns
        a = 1 ;
        $display ("print() style message!")
    end
end
    
```

- Simple Testbench (look clk sequence)
- Self-checking testbench w/ test vector
- Automatic testbench (look display after checking outputs)


Lecture 9. Von Neumann Model, ISA, LC3, & MIPS



Little Endians vs Big Endians



Memory Access (Reading = Loading)
 Writing = Storing




Processing Unit

- LC-3: ADD, AND, NOT (XOR - LC3b)
- MIPS: add, sub, mult, and, nor, sll, srl, sllt, ...
- word length: LC-3 (16) MIPS (32)

temporary storage = registers.

MIX 5



Memory big/slow
 Register fast / one reg → store one word

- Register Set ⇒ LC3 = 8 general purpose registers
- MIPS = 32 registers. (GP) (size = 32 bits)

MIPS Reg File


0	1	2-3	4-7	8-15	16-23
\$0	\$at	\$Vx	\$ax	\$Tx	\$Sx
24-25	26-29	28	29	30	31
\$Lx	\$Kx	\$gp	\$SP	\$fp	\$ra

* Control Units → IR (Instruction register)
 PC (program counter)
 IP (Instruction pointer)





LC3: Von Neumann Machine.

- ISA (Instruction Set Architecture)
- Assembly → Machine code.




Instruction Cycle





Decode: (LC-3) 4-to-16 decoder (16 opcodes)



Evaluate ADDRESS: LPR \neq IR + SR (and) (Adder)
 case of control processing unit register



Fetch Operands:
 In case of ADD \rightarrow Instruction decoding & Fetch operands

Execute; ALU & Reg. $\text{\textcircled{a}}$ concurr.

Store result; (LDR) \rightarrow DR
 MDR

Changing the Sequence of Execution

- 1 change PC by loading re during execute phase
- 2 then, it wipes out incremented PC (loaded during Fetch phase)



Op codes \rightarrow HP Precision Architecture
 X86
 VAX

3 types - Operate / Data movement / Control

(MIPS) \rightarrow R-type

Addressing Mode \rightarrow 5 address mode (LC-3)

- Immediate or literal
 - Register
 - memory addressing mode
 - PC-relative
 - Indirect
 - Base offset
- (MIPS) + pseudo-direct addressing (J & Jal)

LC-3 \rightarrow NOT: unary operator
 ADD, AND: binary operators

MIPS: R-type (binary operators), I-type, F-type (floating point operators)

no NOT in MIPS \rightarrow use NOR.

Lecture 9: ISA (LC-3, MIPS) & Assembly Programming.

- Op Instr with One Literal in LC-3
 \rightarrow Add w/ One Literal in LC-3, MIPS
 (mips) $\text{addi } \$s0, \$s1, 5$
 - Data movement Instr. & Addressing mode - PC-relative addressing mode.
 LD (load) & ST (store) (load data)
- OP | DR/SR | PC offset 9
 4bit | 3bit | 9bit
- Indirect addressing mode (load address & load data from that address)
 - Base-offset addressing mode
 - Immediate addressing mode